Hiroki Nakahara

187 Followers

fpga altera de0 verilog-hdl deep learning deep neural network binarized cnn cnn embedded system yolov2 machine learning rns object detector random forest altera sdk for opencl radio telescope high-level synthesis niosii processor cloud computing high-performance computing multi deep learning ros high performance computing compression ternary logic binary cnn guinness gpu mdd multiple-valued logic high level synthesis tensorflow binary neural network fpgax dqn fft digital spectrometer astronomy imagenet vivado hls nes

Präsentationen
Dokumente
Infografiken

Aktuellste Beliebteste SlideShares

Hiroki Nakahara

２値化CNN on FPGAでGPUとガチンコバトル（公開版）

Tensor flow usergroup 2016 (公開版)

私のファミコンのfpsは530000です。もちろんフルパワーで（以下略

(公開版)Reconf研2017GUINNESS

2値ディープニューラルネットワークと組込み機器への応用: 開発中のツール紹介

FPGAX2016 ドキュンなFPGA

FPGA2018: A Lightweight YOLOv2: A binarized CNN with a parallel support vector regression for an FPGA

Nested RNSを用いたディープニューラルネットワークのFPGA実装

FPGAX2019

FPL15 talk: Deep Convolutional Neural Network on FPGA

(公開版)FPGAエクストリームコンピューティング2017

電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた

DSF2018講演スライド

Verilog-HDL Tutorial (11)

A Random Forest using a Multi-valued Decision Diagram on an FPGa

ISMVL2018: A Ternary Weight Binary Input Convolutional Neural Network

Verilog-HDL Tutorial (12)

Verilog-HDL Tutorial (9)

Verilog-HDL Tutorial (6)

Verilog-HDL Tutorial (1)